Introduction
Ge is of great interest as a candidate channel material for future CMOS devices due to its higher intrinsic carrier mobility. To realize Ge-CMOS technology, one of the most challenging issues is formation of a good MOS stack. The attractive interface passivation methods are to grow Ge compounds such as GeO 2 , Ge 3 N 4 , and GeO x N y . In particular, GeO 2 /Ge structure has superior interface property. Matsubara et al. have reported the low interface state density (D it ) of 1×10 11 cm -2 eV -1 [1] , which was formed by dry oxidation at around 575 o C. However, GeO 2 is difficult to integrate into MOS fabrication process due to its poor thermal stability and water solubility. It has been pointed out that not only water but also hydrocarbons are easily infiltrated into GeO 2 layers during air exposure, causing to unusual negative shift of flat band voltage (V fb ) and large increase in hysteresis (HT) in capacitance-voltage (C-V G ) curve [2] .
If very thin SiO 2 /GeO 2 bi-layer can be formed on Ge substrate without air exposure, such bi-layer should be very useful as interlayer (IL) between gate insulating film and Ge substrate, because GeO 2 and SiO 2 layers act as passivation films of Ge surface and GeO 2 layer, respectively. Furthermore, if high-k film such as HfO 2 or ZrO 2 is deposited on Ge substrate with bi-layer passivation (BLP), it is expected that high-k film with low EOT (effective oxide thickness) and low D it should be realized on Ge substrate.
In this study, we propose a novel method for electrical passivation of Ge surface by ultra-thin SiO 2 /GeO 2 bi-layer, which is processed in the physical vapor deposition (PVD) system through the thermal etching of GeO 2 by vacuum annealing at around 550 o C and the subsequent SiO 2 deposition with low rate at 350
o C. We demonstrate the validity of BLP from D it measurements for MOS capacitors.
Experimental
We investigated the preparation condition for BLP using PVD (RF magnetron sputtering), which enables us to anneal under high vacuum condition. Schematic process flow is shown in Fig. 1 . Here, p-type (100) Ge substrates with a resistivity of 0.2-0.3 Ωcm were used. After wet chemical cleaning, the sacrificial oxidation was done at 450°C for 30 min in O 2 , by which GeO 2 layer thickness was 3.2 nm. The sample was loaded in PVD chamber, which was subsequently pumped down to base pressure of less than 2×10
-5 Pa and immediately heated to a temperature (T D ) of 350 °C for SiO 2 deposition by lamp heater. Here, it is noted that we selected the step mode heating so that the sample temperature increased up to around 550 °C and decreased down to T D of 350 °C during 5 min, which led to volatilization of GeO 2 layer.
1 nm-thick SiO 2 -interlayer (IL) deposition on the cleaned Ge surface, after being maintained at T D for 30 min, was performed without breaking vacuum. The details for IL deposition are as follows: The SiO 2 target was used for the IL-deposition. We selected two modes with and without O 2 addition in Ar gas during sputtering; For the case of O 2 addition, the gas pressure was kept at 1.0 Pa with Ar and O 2 flow rates of 20 and 0.2 sccm, respectively, and the rf power was 13 W, resulting in the deposition rate of 0.11 nm/min; For the case of no O 2 addition, the gas pressure was also kept at 1.0 Pa with an Ar flow rate of 20 sccm and the rf power was 10 W, resulting in the deposition rate of 0.11 nm/min.
In order to clarify the structures after SiO 2 -IL deposition, XPS measurements using an Al Kα line were carried out for the samples with and without O 2 addition. Figure 2 (a) shows the Ge 3d XPS spectra. The SiO 2 signals with binding energy (BE) of 103.4 eV were clearly observed for both samples. For the sample without O 2 , oxidized Ge 3d peaks could not be observed. This implies that initial GeO 2 layer was completely removed by vacuum annealing and the subsequent GeO 2 formation did not occur. On the other hand, the sample with O 2 showed clear oxidized Ge 3d peak, which shifts to higher BE by 3.3 eV relative to the Ge bulk peak (29.3 eV) [3] , implying that the signal with BE of 32.6 eV is mostly originated from GeO 2 . In Fig. 2 (b) , the spectra of thermally grown GeO 2 /Ge samples with thicknesses of 1.0, 1.5, and 2.4 nm, which were prepared at 400 °C for 9 min, 400 °C for 22 min, 450°C for 18 min, respectively, were used as reference for thickness of GeO 2 underlying SiO 2 -IL. The signal intensity ratio of GeO 2 to Ge bulk for the sample with O 2 is close to that for 1.5 nm-thick GeO 2 /Ge sample. Thus, the thickness of GeO 2 underlying SiO 2 -IL should be less than 1.5 nm, because 1 nm-SiO 2 -IL causes to decrease the intensity of Ge bulk XPS signal, which is confirmed from electrical measurement of MOS capacitor, as mentioned later.
We fabricated SiO 2 -ILs using four kinds of preparation methods. They are labeled to as samples #1-4; The sample #1 was prepared through the process flow of (a) → (b) → (c) → (d) in Fig. 1 ; #2 was (a) → (b) → (c) → (e); #3 was (a) → (c) → (d); #4 was only (a). After such preparations, the 10 nm-thick SiO 2 film with O 2 addition was deposited on each sample at room temperature (RT) using the same PVD system and followed by post-deposition annealing (PDA) at 550 °C for 30 min, which was the same for all samples. Here, the SiO 2 film deposition was performed under the gas pressure of 1.0 Pa with Ar and O 2 flow rates of 20 and 0.2 sccm, respectively. The capacitor #5 was fabricated by 10 nm-SiO 2 deposition without O 2 addition after the same IL formation as capacitor #1. Finally, Al gate electrodes with area of 4.5×10 -4 cm 2 were patterned by lithography and wet etching. Figure 3 (a) shows C-V G curve of MOS capacitor labeled to as #1, where the measurement was performed at RT and at a frequency (f) of 1 MHz. The bias was double-scanned from +1 to -3 V and -3 to +1 V. The EOT, HT, and V fb were obtained as 12.5 nm, 0.22 V, and −0.73 V, respectively. The fixed charge density was estimated as +5.5×10 11 cm -2 from the value of V fb using the work function (4.1 eV) of Al on SiO 2 , which was almost the same order as that of SiO 2 /Si. By using the values of the EOT and the deposited SiO 2 thicknesses, the EOT of GeO 2 layer underlying SiO 2 -IL was estimated as 1.1 nm. Furthermore, the EOT for the sample with 400 °C-PDA was lower by 0.4 nm relative to 550 °C-PDA sample. This means that re-growth of GeO 2 layer occurred during 550 °C-PDA. The physical thickness of re-growth GeO 2 was estimated as 0.6 nm taking into account that k-value of GeO 2 is 5.7. Since the EOT of GeO 2 for 400°C-PDA sample was 0.7 nm, the corresponding physical thickness was 1.0 nm. Thus, we infer that the thickness of GeO 2 just after BLP is around 1.0 nm.
Results and discussion
It was also found from Fig. 2 (b) that J-E curve of capacitor #1 shows excellent insulating feature governed by Fowler-Nordheim tunneling and high breakdown field (E b ) of 14 MV/cm. Other MOS capacitors (#2-4) also showed the similar properties to that of #1, implying that parameters such as HT, V fb , and E b of MOS capacitors were governed by the deposition of SiO 2 insulating film and the subsequent PDA.
However, D it was strongly dependent on IL preparation. Figure  4 shows D it results for MOS capacitors labeled to as #1-5. The evaluations were done by DLTS. The D it values at around midgap are indicated in Fig. 4 . The best D it of 3.7×10 11 cm -2 eV -1 was obtained for the capacitor #5, which is approximately 3 times lower than that of capacitor #4. Thus, we can conclude from the D it results that 1. sacrificial oxidation and the subsequent surface cleaning in vacuum are useful for the decrease in D it ; 2. the BLP with structure of SiO 2 /GeO 2 /Ge is much better than that with SiO 2 /Ge; 3. the deposition of oxygen-rich SiO 2 insulating film is harmful to interface quality, implying that excessive oxygen may degrade quality of the GeO 2 passivation layer. Therefore, a proper control of total oxygen content is important for interface quality optimization.
Conclusion
We established an effective electrical passivation method of Ge surface by ultra-thin SiO 2 /GeO 2 bi-layer, which can be processed in the PVD system through the thermal etching of GeO 2 by vacuum annealing at 550 °C and the subsequent SiO 2 deposition at 350°C. We demonstrated the validity of this passivation technique from D it measurements for MOS capacitors. The D it of 3.7×10 11 cm -2 eV -1 at around midgap was achieved under optimum condition, which is 3 times lower than that of no-passivated capacitor. 
